Abstract: Special attention must be paid to an efficient approximation of the sigmoid function in implementing FPGA-based reprogrammable hardware-based artificial neural networks. Four previously published piecewise linear and one piecewise second-order approximation of the sigmoid function are compared with SIG-sigmoid, a purely combinational approximation. The approximations are compared in terms of speed, required area resources and accuracy measured by average and maximum error. It is concluded that the best performance is achieved by SIG-sigmoid.
Introduction
Artificial neural networks (ANNs) have been mostly implemented in software. This has benefits, since the designer does not need to know the inner workings of neural network elements, but can concentrate on the application of the neural network. However, a disadvantage in real-time applications of software-based ANNs is slower execution compared with hardware-based ANNs.
Hardware-based ANNs have been implemented as both analogue and digital circuits. The analogue implementations exploit the nonlinear characteristics of CMOS (complementary metal-oxide semiconductor) devices, but they suffer from thermal drift, inexact computation results and lack of reprogrammability.
Digital hardware-based implementations of ANNs have been relatively scarce, representive examples of recent research can be found in [1 -3] . Recent advances in reprogrammable logic enable implementing large ANNs on a single field-programmable gate array (FPGA) device. The main reason for this is the miniaturisation of component manufacturing technology, where the data density of electronic components doubles every 18 months [4] .
Special attention must be paid to an area-efficient implementation of every computational element when implementing large ANNs on digital hardware. This holds true for the nonlinear activation function used at the output of neurons [5] .
A common activation function is the sigmoid function ( Fig. 1 )
An advantage of the sigmoid function is its derivative (see Fig. 1 )
whose existence is essential in neural network training algorithms. Since the sigmoid function has a symmetry point at (0, 0.5), only half of the x -y pairs have to be computed
A straightforward sigmoid implementation requires a lot of area, and an approximation is the only practical solution in digital ANNs.
Implementations of sigmoid function
Digital hardware implementations of the sigmoid function are divided into three main categories: piecewise linear (PWL) approximations, piecewise second-order approximations and combinational approximations. The efficiency criteria for a successful approximation are the achieved accuracy, speed and area resources.
The maximum and average error are used to evaluate the accuracy of an approximation. Following the methodology in [6] , if a function f (x) is approximated by a functionf f ðxÞ in the interval x 2 ða 0 ; a 1 Þ; the average E ave and maximum E max errors are obtained by uniformly sampling x on 10 6 equally spaced points in the domain of ða 0 ; a 1 Þ
Evaluating speed is straightforward, provided that all the implementations under comparison compute the sigmoid function in a single clock cycle. In this case the speed metric is the maximum clock rate, typically denoted in megahertz (MHz). When evaluating the area resources of FPGA-based implementations, the basic unit is a logic element (LE) discussed in Section 3.
A straightforward implementation of the sigmoid function is not feasible, since both division and exponentiation are very demanding operations, as they require a lot of area resources and converge slowly.
In this paper, only fixed-point notation is used. Floatingpoint arithmetic does not suit a digital approximation for two main reasons: the area requirements of floating-point arithmetic are extensive compared with fixed-point arithmetic [7] ; and the sigmoid function has a limited range in both its input and output. The fixed-point format is defined as follows:
where the optional s denotes a sign bit with 0 for positive and 1 for negative numbers, a is the number of integer bits and b is the number of fractional bits. If the sign bit is present, two's complement notation is used, otherwise unsigned notation is used. The examples in Table 1 clarify the notation.
If the sign bit is used, the minimum x min and maximum x max numbers in sa.b notation are
If the sign bit is not used, the minimum x min and maximum x max numbers in a.b notation are
The maximum truncation error E trun is the absolute difference between the real number x and its truncated binary representationx x; that is jx Àx xj: Excluding overflows and underflows, the maximum truncation error in [s ]a.b notation is
Piecewise linear approximations of sigmoid function
Piecewise linear (PWL) approximation is a method to obtain low values for both maximum and average error with low computational complexity. In the following subsections, four PWL schemes are presented. They differ in the number and location of start and end points of the approximating lines and the selection criteria and algorithms. None of the presented PWL approximations require multipliers, which is positive in hardware implementability.
A-law based approximation: Myers and
Hutchinson designed an approximation based on the A-law companding technique [8] . A modified curve was developed so that the gradient of each linear segment is expressed as a power of two. This enables replacing multipliers with shifters. The curve has seven segments and its breakpoints are presented in Table 2 .
2.1.2 Approximation of Alippi and StortiGajani: Alippi and Storti -Gajani based their approximation on selecting an integer set of breakpoints, and setting the y-values as power of two numbers [9] . If only the negative x-axis is considered, see (3), and (x) is defined as the integral part of x, the decimal part of x with its own sign is denotedx x and defined as follows:
The general expression for approximating the sigmoid function becomes
Since the formula involves only additions and shift operations, it is well suited for digital implementation.
PLAN approximation:
The PLAN approximation (piecewise linear approximation of a nonlinear function) was proposed by Amin, Curtis and Hayes -Gill [10] . The PLAN approximation uses digital gates to directly transform from x to y. The approximation of the sigmoid function is presented in Table 3 . The calculations need only be performed on the absolute value of the input x, see (3). After simplifying the shift and addition operations implicit in Table 3 , the bit-level logic equations become effective to implement.
Centred recursive interpolation of sigmoid function: Basterrextea, Tarela and del
Campo presented a recursive algorithm for approximating the sigmoid function [11] . The algorithm is based on the centred recursive interpolation (CRI) method, which attempts to improve the accuracy recursively, as the number of linear segments increases exponentially with every round. The initial three straight lines are Table 4 with the number of linear segments in the approximating curve. Increasing q above 3 does not provide additional accuracy, as the approximation saturates [11] .
The CRI method requires iterative calculation for q þ 1 clock cycles. This makes the CRI method a slow approximation algorithm, since typically more than one clock cycle is required to reach satisfactory accuracy.
Piecewise second-order approximation of sigmoid function
The sigmoid function has also been implemented as a piecewise second-order approximation. In general, this implies that the sigmoid function is approximated by
The obvious disadvantage is the need for multiplications. Zhang, Vassiliadis and Delgado-Frias have presented a second-order approximation scheme requiring one multiplier [6] . In the interval ]À4, 4[, the sigmoid function is computed as follows:
After simplifications (15) can be implemented with one multiplier, two shifters and two XORs.
Combinational approximation of sigmoid function
When both the input and output of an approximation contain only a few bits, an alternative is to use a direct bit-level mapping. No arithmetic operators are needed and area requirements remain low. Every Boolean function can be expressed in canonical form as a sum of its 1-minterms [12] . This is called a sumof-products (SOP) representation and it corresponds to a simple digital implementation, where the products or 1-minterms formed by ANDing the required inputs are summed by a multiple-input OR gate to produce the output.
Quine [13] and McCluskey [14] presented a procedure leading to a minimised SOP representation for a given function. Based on their procedure, researchers have implemented logic minimisation programs. In this paper, the McBoole logic minimiser [15] was used to compute minimised functions for all output bits of a sigmoid function approximation. The purpose was to find out whether an entirely combinational approximation, named SIG-sigmoid, would outperform previously published methods.
SIG-sigmoid: Implementations are named as follows:
sig xyzo where x is the number of input integer bits, y is the number of input fractional bits, z is the number of output fractional bits (output integer bits are not needed), and o is either a, n or p: a or all, when all bits in all input values (both positive and negative) are combinationally mapped to bits in the output values n or negative, when bits in only negative input values are combinationally mapped to output bits. The positive input values are handled according to (3) . A z-bit-wide adder/ subtractor is needed. p or positive, when bits in only positive input values are combinationally mapped to output bits. The negative input values are handled according to (4) . A z-bit-wide adder/ subtractor is needed.
In addition to x integer bits and y fractional bits, the input has also a sign bit. The naming convention is clarified in Table 5 . The fixed-point format has been defined in (6) .
The E max (5) of SIG-sigmoid implementations is defined directly by z (9), because truncation error is the only error source in direct bit-level combinational mapping
Àðzþ1Þ ð16Þ
Equation 16 represents the worst-case E max of SIG-sigmoid implementations. Often the E max of an implementation is less than defined by (16) , which is also evident later in Table 6 . The input range is defined by x, the number of input integer bits. If x ¼ 3; the input range is [À8,8[, and if x ¼ 2; the input range is [À4,4[, which suffices in many applications.
MATLAB was first used to calculate the real sigmoid values in the input range. Both the input and output values were truncated according to the sig_xyzo naming convention. The MATLAB output file was modified to meet the requirements of the McBoole logic minimiser [15] , whose output was subsequently modified (for example, ANDs and ORs were added) and renamed as a VHDL [16] file sig_xyzo.vhd. The VHDL file was synthesised with Synplicity's Synplify Pro 7.1 logic synthesis software [17] . The report file of Synplify Pro 7.1 indicated the required area resources and timing characteristics of a SIG-sigmoid implementation. These are collected in Tables 8 and 9 in Section 4.
Since SIG-sigmoid implementations are represented as two-level logic, they fit well into the inner architecture of FPGAs and are fast compared with other approximations.
When comparing representative SIG-sigmoid implementations with other approximations, it turned out that the best performance was among sig xyzp implementations, i.e. designs where only bits in positive input values were combinationally mapped to output bits. Sig xyza implementations do not require a z-bit-wide adder/subtractor, but the twice larger number of inputs requires more area resources than sig xyzp implementations. A block diagram of sig xyzp implementations is presented in Fig. 2. 
Other approximations of sigmoid function
In addition to the six approximations of the sigmoid function presented in Sections 2.1 -2.3, other approximations have also been proposed. This Section describes briefly other approximations of the sigmoid function, and motivates their exclusion from the comparison in Section 4.
Implementing a sigmoid function as a lookup table is straightforward. As the approximated values can be calculated in advance, the E max is defined by (9) , where b is the number of output fractional bits.
However, the lookup-table implementation is a limiting factor, as the memory requirements of a pipelined neural network implementation grow. Since internal memory is limited in FPGAs, it has other purposes than serving only as a storage for values of a lookup-table approximation. Selfcontained neurons are desirable, and sharing a lookup-table approximation between all neurons decreases the execution speed by orders of magnitude. As FPGA technologies mature, both the amount and speed of available internal memory increase, and this may make lookup tables an attractive implementation option in the future.
Other approximations of the sigmoid function include a polynomial floating-point approximation [19] . Since both a floating-point multiplier and a floating-point adder are required, the area requirements are extensive compared with fixed-point implementations.
Both a second-order approximation [20] and a generic nonlinear activation function operator [21] require a multiplier, which does not compare well with simpler multiplierless approximations.
If the main neural network uses a generic parameterisable multiplier for multiplying the neuron inputs with weights, the multiplier could also be used in a time-sharing manner for computing an approximation of the sigmoid function. However, an area-efficient implementation of a neural network is most likely to use constant coefficient multipliers when the weights are known, and therefore assuming the availability of a generic multiplier is not realistic.
Field-programmable gate arrays
The traditional measurement unit of area usage is gate, or a two-input NAND (NOT AND) gate requiring four transistors [22] . This metric suits full-custom application-specific integrated circuits (ASICs), where the entire architectural structure is specified in the design process. ASICs are suitable for high-volume designs, which amortises the startup costs of ASIC production. On the contrary, fieldprogrammable gate arrays (FPGAs) require no upfront costs, since the unit cost of a single device is more or less constant irrespective of the number of devices required [23] . Another advantage of FPGAs is reprogrammability, which makes them ideal candidates in prototyping applications, where dynamic updating is required.
Implementing neural networks in FPGAs is attractive, because this is usually done in low-volume experimental projects. Furthermore, numerous updating cycles are performed in searching for an optimum neural network configuration.
When the area requirements of FPGA-based designs are compared, the gate-count figures of ASICs do not serve their purpose. This is because FPGAs have a pre-existing structure of reprogrammable functional elements, which cannot be effectively described as equivalent gate counts.
FPGAs consist of a regular and hierarchical structure of reprogrammable basic functional elements, which are most often called logic elements (LE), although the terminology varies somewhat among manufacturers. LEs are connected by hierarchical routing, where connections to neighbouring elements are fastest. In this paper the LEs are regarded as the area measurement unit in FPGAs.
The internal structure of a generic LE typically consists of a four-input lookup table (LUT) for combinational functions of up to four arguments, a presettable register for state machines and sequential logic, fast carry and cascade chains for high-speed arithmetic and additional clock control logic. As a representative example of a modern LE, the high-level structure of an LE in Altera's APEX II devices is described in Fig. 3 .
Comparison of sigmoid function approximations
To compare the sigmoid function approximations, all algorithms presented in Sections 2.1-2.3 were implemented both as MATLAB .m-files and as VHDL descriptions. The MATLAB m-files were used to calculate E ave and E max (5) . Table 6 .
Although the E max of both sig 236p and sig 336p is the same, the E ave is smaller for sig 336p than for sig 236p: This is due to the larger input range of sig 336p, as the output of the sigmoid function saturates at 0 or 1 and the average accuracy for jxj > 4 increases asymptotically.
The approximation errors in Table 6 are presented in Figs. 4 and 5.
To conform with the original representations of the sigmoid function approximations, the inputs and outputs were represented in VHDL descriptions in fixed-point format as suggested in or as could be concluded from the original publications. This is summarised in Table 7 .
The VHDL descriptions were synthesised with Synplicity's Synplify Pro 7.1 logic synthesis software, whose report file informed the area resources and timing characteristics of a particular approximation. The number of required logic elements was regarded as the area usage metric. The targeted FPGA device family was Altera's APEX II (see also Fig. 3 ) [18] , a representative modern programmable logic device family both by its architecture and performance. The CRI approximation was not coded in VHDL, as the results reported in [24] were available. The area requirements of the A-law based approximation (Section 2.1.1), approximation of Alippi and Storti-Gajani (Section 2.1.2), PLAN approximation (Section 2. Table 8 and the maximum clock rate (in MHz) is presented in Table 9 .
It is suggested, that a quality factor Q be defined to represent the accuracy and usability of a sigmoid function approximation
where Q ¼ quality factor, f max ¼ clock rate (Table 9) , LEs ¼ Number of logic elements (Table 8 ), E ave ¼ average error in per cent (Table 6) , and E max ¼ maximum error in per cent (Table 6 ). Based on (17) and Tables 6, 8 and 9 , the approximations are arranged into an order of superiority. This is presented in Table 10 . 
Required approximation accuracy
The precision requirements in multilayer perceptron networks are stricter in the training phase than in feedforward operation of the network. The minimum bit widths for both network weights and the activation function (e.g. sigmoid) were analysed in [25] . It was concluded by statistical analysis, that the minimum bit width for the activation function in the back-propagation learning algorithm is 8 -10 bits, whereas the feedforward operation requires a precision of 7 or 8 bits.
An extensive review of the quantisation errors in hardware implementations of neural networks is presented in [26] , where hardware-friendly learning algorithms, for example perturbation algorithms and local-learning algorithms, are proposed. The discussion concentrates on the required accuracy of weight representation, and the precision of the activation function is not specifically researched. The robustness of the activation function with the proposed hardware-friendly learning algorithms remains a subject of interesting further studies. The empirical experiments reviewed in [26] exhibit a more robust performance with smaller bit widths in weight values than could be inferred from [25] , since the statistically simulated minimum bit widths tend to represent worst-case scenarios. Taking into account the well-known robustness of neural networks, it has been assumed in this paper that satisfactory operation of a neural network can be achieved with one bit less than proposed in [25] . A precision of 7 bits corresponds to a E max of 0.39%, see (9) , which is regarded as a functional limit on the accuracy of the activation function in network training. With regards to network forward operation, it has been assumed that a precision of 6 bits corresponding to a E max of 0.78%, see (9) is tolerable.
The tentative assumptions in the previous paragraph have to be verified with extensive simulations and real world experiments. The number of hidden layers and connections of a neural network are also significant factors in neural network performance.
Recommendations
Based on the discussion in the previous Section, the following recommendations can be made:
If the input number range is [À8,8[, the best choice is the sig 337p SIG-sigmoid implementation. It has the smallest E ave and E max (Table 6) , and requires only 45 logic elements. If area is the most important criterion and training is not required, the sig 336p SIG-sigmoid implementation might the best alternative, as its E max is still tolerable at 0.77% and only 32 LEs are required.
If the input number range is [À4,4[, network training probably cannot be performed, as all approximations under comparison have a too high E max : When it comes to network operation, the best alternative is the sig 236p SIG-sigmoid implementation, since it requires only 25 LEs and its E max is still tolerable at 0.77%. The smaller sig 235p SIG-sigmoid implementation with 22 LEs increases E max to 1.51%, which is probably too high.
The logical equations for the sig 337p and the sig 236p SIG-sigmoid implementations are presented in Tables 11  and 12 , which can be used with Fig. 2 to deduce the complete operation of both sig 337p and sig 236p.
When other approximations besides SIG-sigmoid are compared, the best choice is the PLAN approximation, as it requires only 39 LEs and has the lowest E ave of 0.59% among the other approximations. This is not surprising, as the internal structure of the PLAN approximation implementation resembles the SIG-sigmoid implementations. The second best choice is the approximation of Alippi and Storti -Gajani, whose E ave of 0.89% underperforms the PLAN approximation, but otherwise these two are quite similar in characteristics. The approximation of Zhang et al. needs too many LEs as it requires a multiplier. This is also corroboration for excluding other approximations that require a multiplier (Section 2.4). The CRI approximation is slow and not very precise and the A-law based approximation is too inaccurate, especially when x % AE4:
Conclusions and future work
Comparing published digital sigmoid function approximations, it was concluded that a novel purely combinational implementation called SIG-sigmoid developed at the Signal Processing Laboratory of the Helsinki University of Technology is fastest, smallest and most accurate. This assessment was based on implementing several published sigmoid function approximations in both MATLAB and VHDL and comparing their quality factor defined by (17) If the input number range is [À4,4[, the best choice is the sig_236p SIG-sigmoid implementation, and if the input number range is [À8,8[, the best choice is the sig_337p SIG-sigmoid implementation.
FPGAs open new possibilities for implementing ANNs, since the number of neurons, layers and interconnections can be varied dynamically. Also the time-consuming ANN training benefits from a reprogrammable implementation.
Future work involves estimating the maximum size of ANNs in modern FPGAs. The main points are the size and parameterisability of multipliers and the number of interlayer interconnections. The first defines mainly the required area resources and the second defines the required routing resources.
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